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Abstract 
Photovoltaic inverters are widely used to feed solar generated 
power into the public grid. Inverter topologies have to be 
carefully chosen, depending on the type and on the power of 
the solar generator. A new transformerless, three-level 
photovoltaic inverter circuit for multiple strings is 
investigated in this paper. It allows an individual MPP 
tracking of each string without needing a full scale boost 
converter for each input. Furthermore, either the positive 
poles or the negative poles of the strings can be connected to 
the neutral conductor N. Therefore, the topology is especially 
suited for thin-film or back-side contacted solar modules. 
1 Introduction 
Depending on the configuration of the solar generator, 
photovoltaic inverters have to fulfill several requirements. If 
partial shading occurs in multi-string systems, an individual 
maximum power point (MPP) tracking of every string is very 
advantageous to maximize the energy yield. Furthermore, it 
may be required to connect one pole of the strings to the 
neutral conductor N. Connecting the negative poles to N can 
prevent thin-film solar modules from corrosion of the 
transparent conductive oxide (TCO) [1]. Connecting the 
 
positive poles to N can lead to a higher efficiency if back-side 
contacted solar modules are used [2]. Last but not least some 
grid codes, e.g. [3] require, that certain photovoltaic inverters 
must be able to deliver reactive power. A new transformerless 
circuit, which fulfills these requirements is shown in Fig. 1. 
A basic description can be found in [4]. This contribution 
presents a detailed circuit description, an appropriate control 
system and experimental results. 
2 Function of the circuit 
The circuit of Fig. 1 consists of M input half-bridges and a 
common inverter section [4]. They are interconnected at X1-
X3 with a split DC-link, consisting of the capacitors C1 and 
C2. Another capacitor C3 can be added optionally. The input 
half-bridges are built up with two transistors T1x and T2x 
(x	∈	{1,2..M}). They are used to control the string voltages 
uGx in the range uC2 < uGx < uC1 + uC2. Furthermore, they spilt 
the string currents iGx into the currents iE1 and iE2. The inverter 
section on the right side of Fig. 1 is built up with the 
transistors T3-T7 and is similar to the single string topology 
of [5-7]. The positive poles of the solar generator can be 
connected to N if all power semiconductors are connected in 
opposite direction. 
 
Fig. 2 shows the switching states of the inverter section, 
which are chosen by a pulse with modulation (see also [5-7]). 
During the positive half-wave, the switching states 1 and 3a 
 
















































State 1 (positive half-wave)
State 3a (positive half-wave)
























































Fig. 2: Switching states (see also [5-7]) 
 
 
are used alternately. This operation mode is similar to a buck 
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During the negative half-wave, the switching states 2 and 3b 
are used alternately. In state 2, the voltage uC5 of the flying 
capacitor C5 is applied to the AC side and C5 gets 
discharged. In the free-wheeling state 3b, C5 is recharged 
resonantly via T3, D9, L2 and T5. The durations of the 










The resonant charging process is shown in Fig. 3 (see also  
[5-7]). The charging current iL2 is switched off by the diode 
D9 at a value of zero. The diode D8 protects the transistor T3 
from overvoltage, if T3 switched off, before iL2 has reached 
zero [4]. Due to parasitic resistances in the charging path, the 
current iL2 is a damped sine half-wave (see also [7, 8]). Note, 
that the energy for the positive half-wave of uA is taken from 
X2 / X3, while the energy for the negative half-wave is taken 
from X1 / X3 [4]. 
 
Fig. 3: Resonant charging process (see also [5-7]) 
 
 Fig. 4: Equivalent input section (see also [9]) 
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The input section, consisting of M half-bridges, can be 
modelled as one equivalent half-bridge according to  Fig. 4 
(see also [9]). The equivalent currents iG and iD, as well as the 
equivalent voltage uG are calculated as follows [9]: 
 





	 	 	 	 (4)	
 
The transistors T1x and T2x are controlled by a pulse width 
modulation. They split the input currents iGx ≈ iDx into the 
currents iE1x and iE2x (Fig. 4). These currents sum up to iE1 and 
iE2. Neglecting losses, their mean values per pulse-period iE1 
and iE2 are calculated with the mean current per pulse-period 
iD (see also [10]): 
 
iE1 =  
uG	- uC2
uC1
	⋅	iD    (5) 
 
iE2 =  1 - uG	- uC2uC1   ⋅ iD    (6) 
 
The mean input currents per grid-period of the inverter 
section depend on the active power PA delivered to the grid. 
Assuming, that uC1 = uC1 and uC2 = uC2 are constant, they can 














     (8) 
 
In stationary operation, the mean values of the capacitor 
currents iC1 and iC2 shall be zero. This leads to [10]: 
 
iB1	=	iE1 iB2	=	iE2    (9) 
 
The mean capacitor current iC2 and therefore the voltage at 
the capacitor C2 (Fig. 1) can be controlled with the active 
power component PA of the inverter section. Due to a natural 
balancing effect, the mean voltage uC1 at the capacitor C1 





	⋅	uG	<	uC2	<	uG | uC1	+	uC2	>	uG (10) 
 





Fig. 5: Capacitor current iC1 over capacitor voltage uC1 
Fig. 5 shows a graphical example for uC2 = 0.9	⋅	uG and 
iC2	=	0. The capacitor current iC1 = iE1	- iB1 crosses zero at the 
following operating point [10]: 
 





The capacitors C1 and C2 buffer the pulsating energy, that 
occurs due to the usage of a single-phase inverter section [4]. 
Therefore, the voltages uC1 and uC2 are pulsating. The 
amplitudes of the pulsations around the operating points uC1 
and uC2 depend on the capacitance values of C1 and C2, as 
well as on the apparent power at the AC-side [10]. Generally, 
the capacitor voltages have to fulfill the following conditions: 
 
Û	’B < uC2	<	uG,min    (13) 
 
uG,max	<	uC1	+	uC2    (14) 
 
Û	’B is the amplitude of the set value u’B at the AC-side. The 
values uG,min and uG,max are the minimum and maximum 
voltages of the different strings at their maximum power point 
(see example in Fig. 6). It is advantageous to keep uC1 as low 
as possible. This reduces the switching losses in the input 
half-bridges and allows the usage of small input inductors 
L1x [10]. A low value of uC1 is achieved by choosing a high 
reference value for uC2 (see eq. (12)). 
 
 
Fig. 6: voltage ranges; model parameters are taken from Table 
2 of [11] 
 
The transistors T1x and T2x only have to block voltages in 
the range of the maximum voltage at the capacitor C1, which 
is usually a fraction of the input voltages uGx. Therefore, T1x, 
T2x and C1 can be dimensioned for a fraction of uGx. This 
leads to low losses and low costs. However, measures against 
overvoltage of uC1 have to be taken. For example, overvoltage 
due to external short circuits at one of the strings can be 
prevented by additional diodes D1x (Fig. 1). [4] 
 
The circuit of Fig. 1 could also be realized with three inverter 
sections, connected in parallel to X1-X3. This allows an 
operation at three-phase grids. 
4 
3 Cascaded control scheme 
The circuit contains 2M + 5 components, that store energy: 
 
• M input capacitors C4x 
• M inductors L1x 
• Capacitor C1 
• Capacitor C2 
• Charging inductor L2 
• Flying capacitor C5 
• AC inductor L3 
 
A cascaded control scheme is proposed. It requires, that the 
following values are measured: 
 
• M input voltages uGx 
• M inductor currents iDx 
• Capacitor voltage uC1 
• Capacitor voltage uC2 
• Flying capacitor voltage uC5 
• AC voltage uA 
• AC current iA 
 
As the charging current iL2 for the flying capacitor C5 is 
automatically switched off at a value of zero, there is no need 
to measure that current (see also [6]). The control scheme 
requires the following reference values: 
 
• M reference input voltages u’Gx,w 
• Reference capacitor voltage u’C2,w 
 
The currents iDx at the inductors L1x are set with M 
underlying control loops according to Fig. 7. Values, that 
occur physically are drawn in blue. Values that occur in the 
control system, are drawn in red and marked with an 
apostrophe ( ’ ). All values are mean values during one pulse-  
 
Fig. 7: Underlying control structure for the inductor  
currents iDx 
period. The inductors L1x are modeled as first order lag 
elements, which allows the consideration of a series 
resistance. A dead time of TA occurs due to the pulse width 
modulation of the input half-bridges with the duty cycle a’Dx. 
For high dynamic capabilities, state controllers according to 
[12, 13] are used. Controller parameters can be found in [13]. 
The voltages uGx, uC1 and uC2 are measured and fed-forward. 
 
The inductor currents iDx are used to set the M input voltages 
uGx in an overlying control loop (Fig. 8, see also [9]). For this 
purpose, standard PI-controllers are sufficient. Controller 
parameters can be calculated according to the symmetrical 
optimum [12]. The reference values u’Gx,w are set by standard 




Fig. 8: Overlying control structure for the input voltages uGx 
(see also [9]) 
 
The AC current iA is controlled in an underlying loop, that 
sets the switching states from Fig. 2. The amplitude ÎA,w of the 
AC current depends on the reference value P’A,w of the active 
power component and on the desired phase shift φ’
UI
 between 









2 · Û’A · cos(φ’UI) 
Î’A,W
cos(ω’t’ - φ’UI) 
Sine wave generation
 
Fig. 9: Calculation of the reference AC current i’A,w 
 
The current iC2 at the capacitor C2 equals the difference 
between the sum input current iD and the sum of the currents 
iB1 and iB2 at the inverter section: 
 
iC2	=	iD	-	iB1	-	iB2    (15) 
 
The mean inverter input currents during one pulse-period 
depend on the instantaneous power pA at the AC side: 
 
iB1 + iB2 = 
pA
uIA =  uC2 for ’  0	uC1 + uC2 for ’ ≤ 0
  (16) 
 
Therefore, the voltage at C2 can be set with the active power 
component PA in an overlying control loop according to Fig. 
10. The ripple on the measured value u’C2 is suppressed by a 
moving average filter with an averaging time of  
5 
TMA = 1 / fgrid. The sum of the reference input currents 
i’D,w = ∑ i’Dx,wMx = 1  is smoothened by another moving average 
filter and fed-forward.  
 
Fig. 10: Overlying control structure for the capacitor  
voltage uC2 
 
The reference value P’A,w is finally calculated with: 
 
P’A,w	=	i’D,w,MA	-	i’C2,w⋅		u’GA,MA  (17) 
 
 u’GA,MA = 
2 ⋅ u’C2,MA ⋅ (u’C1,MA + u’C2,MA)
2 ⋅ u’C2,MA + u’C1,MA   (18) 
 
u’GA,MA is a kind of mean value of uIA. It can be calculated 
with the averaged voltages u’C1,MA and u’C2,MA at the 
capacitors C1 and C2. Moving average filters with  
TMA = 1 / fgrid suppress the ripples, caused by the pulsating 
power at the AC side (Fig. 11). 
 
 
Fig. 11: Calculation of u’GA,MA 
4 Experimental results 
A modular 3.7kW prototype for a grid voltage of 230V has 
been built up. Fig. 12a) shows a printed circuit board (PCB) 
with two input half-bridges. Fig. 12b) shows the PCB with the 
inverter section. Values and names of important components 
are listed in Table 1. The input half-bridges, consisting of T1x 
and T2x, are built up with low voltage silicon MOSFETs. 
Their RDS(on) is only 32mΩ, which leads to low losses. The 
inverter section is built up with silicon carbide MOSFETs. As 
the voltage at the transistor T6 can be approximately twice as 
high as the voltages at T3-T5 and T7, two MOSFETs are 
connected in series (see also [4]). A small film capacitor C3 is 
added to provide a current path with low inductance between 
X1 and X3. 
 
Fig. 12: Prototype printed circuit boards 
 
Component Value / Part Name Comment 
T1x, T2x Infineon IPP320N20N3G UDSmax = 200V 
ID@100°C = 22A 
T3, T5 CREE C2M0025120D UDSmax = 1200V 
ID@100°C = 60A 
T4, T7 CREE C2M0040120D UDSmax = 1200V 
ID@100°C = 40A 
T6 2x CREE C2M0040120D 
in series 
UDSmax = 1200V 
ID@100°C = 40A 
D9 IXYS DSEI60-02A URRM = 200V 
IFAVM@85°C = 69A 
C1 8850µF / 160V Electrolytic + 
Film 
C2 450µF / 900V Film 
C3, C4x, 
C5 
50µF / 900V Film 






L3 5mH  
 
Table 1: Values and names of components 
 
Fig. 13 shows corresponding measurement results. The 
investigated prototype is equipped with three DC inputs. All 
three strings were replaced by a single 620V laboratory power 
supply. Every input Gx+ is connected with a series resistance 
of 50Ω to the plus pole of the power supply. The AC-side is 
connected to the 230V / 50Hz grid. The switching frequency 
of the inverter section is set to 12kHz, while the switching 
frequency of the input half-bridges is set to 24kHz. The 
power at the AC-side is PA = 3.7kW. Additional measures 
against wind-up are taken in all controllers. 
 
The first two plots show the grid voltage u’A and the grid 
current iA, which is controlled sinusoidally. The power factor 
is set to cos(φUI) = 1. The three input voltages uGx in the third 
plot are held constant by the control system. The voltages uC2 
and uC1 + uC2 are pulsating due to the single phase conversion. 
A high ripple on these voltages is permissible, which allows 
the usage of small film capacitors C2 and C3. The voltage uC5 
of the flying capacitor C5 is overlayed with a 12kHz ripple 
during the negative half-wave of uA. The forth plot shows the 
currents i’Dx at the inductors L1x, that were sampled by the 
control system. The current ripple at one of the inductors L1x 
6 
can be seen in the fifth plot, as this measurement was taken 
with an oscilloscope. The proposed control structure leads to 
a stable system. 
Fig. 13: Experimental results; Values with apostrophe (’) are 
sampled values of the control system; Values without 
apostrophe are measured with an oscilloscope 
5 Conclusion 
A new transformerless photovoltaic inverter circuit is 
described in detail. It allows an individual MPP tracking of 
several strings, without needing a full scale boost converter 
for each string. Either the plus-poles or the minus-poles of all 
strings are connected to the neutral conductor N. Therefore, it 
is especially suited for thin-film or back-side contacted solar 
modules. The circuit generates a three level output voltage 
and is capable of delivering reactive power. An appropriate 
control scheme is presented. Experimental results proof the 
proper function of the circuit and of the control system. 
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